Skip to main content

IBM, Samsung, Chartered Pact on 32nm Chips

IBM, Samsung, and Charted Semiconductor have expanded a pact to jointly develop and manufacture chips using 32 nanometer process technologies. The deal also pulls in Freescale Semiconductor, which recently buddied up with IBM after NXP Semiconductors pulled out of a similar manufacturing group dubbed the Crolles Alliance. Without NXP, the Crolles Alliance partners had no clear path to progress beyond current 45-nanometer chip technologies. Infineon Technologies is also a partner in the venture.

The deal extends through the year 2010, and applies to processors designed to be used in everything from mobile phones to supercomputers. The IBM alliance started out working at the 90 nm level, and then moved to 65 nm and 45 nm. industry watchers and engineers expect major challenges at the 32 nm level, prompting the need for R&D and manufacturing alliances to work out the problems. Historically, chip developers have formed consortiums to spread the substantial costs of chip design and process development.

“Major new challenges are expected at the 32nm node, both in materials as well as device structures,” said Dr. Oh-Hyun Kwon, president of Samsung Semiconductor Business’ System LSI Division. “We expect to deliver breakthrough technology by working together with our partners, who bring a variety of expertise as leaders in the industry.”

As with previous technologies handled by the alliance, 32nm development will take place at IBM’s 300mm semiconductor fab in East Fishkill, New York.

Editors' Recommendations

Geoff Duncan
Former Digital Trends Contributor
Geoff Duncan writes, programs, edits, plays music, and delights in making software misbehave. He's probably the only member…
World’s first 2nm chip could quadruple battery life with a quarter of the energy
A 2 nm wafer fabricated at IBM Research's Albany facility. The wafer contains hundreds of individual chips.

IBM Unveils World's First 2 Nanometer Chip Technology

IBM unveiled the world's first 2nm chip technology on Thursday, setting a new bar for the semiconductor industry. The new design can fit up to 50 billion transistors on a chip the size of a fingernail, which Darío Gil, SVP and Director of IBM Research, says is  "essential to the entire semiconductor and IT industry." IBM claims the new design can achieve 45% high performance and 75% lower energy use compared to chips using a 7nm process.

Read more
Intel’s first 10nm desktop chips could be twice as fast as predecessor
Promotional image of an Intel Core processor.

After having previewed its 10nm Alder Lake chipset at CES -- the processor  is expected to debut later this year on desktops and laptops -- we are now learning more about Intel's next-gen desktop silicon. According to a series of leaked slides, Intel's Alder Lake processors will support faster DDR5 memory and the new PCIe Gen 5.0 interface.

PCIe 5.0 support would allow Intel to leapfrog rival AMD. While AMD was first to PCIe 4.0, the company isn't expected to support PCIe 5.0 until 2022. PCIe 5.0 delivers some added benefits over PCIe 4.0, like double the bandwidth throughput for faster data transfers.

Read more
Production of 3nm chips for 2022 Apple devices to ramp up this year
Apple M1 chip on a motherboard.

Faster and more power-efficient chips are on track to launch next year. According to a new report, Taiwan Semiconductor Manufacturing Company, or TSMC, is slated to begin production on a new 3nm process later this year, with volume production to commence in 2022.

The new 3nm chips could arrive in products like the A-series processors on Apple's iPhones and iPads as well as the M series chipsets on new, next-generation Macs, including a MacBook Pro. This information corroborates earlier leaks suggesting that Apple could migrate its products to 3nm chips in 2022.

Read more